Skip to content

ASIC Engineering Digital Design Leader (Digital design, FSM, CPU sub-systems, complex SOCs | 12-16 Years | Pune/ Bangalore)

  • 2 Locations
  • Pay not stated
  • Detected 7 days ago

Key facts

Location
2 Locations
Workplace
Not stated
Pay
Not stated
Contract
Full-time
Detected
3 Nov 2026
Posted
Not stated

About the role

The employer’s listing didn’t include a summary.

The full description is on Cisco’s careers site (opens in a new tab).